View ATMEGA8535-16JC_8891429.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

features ? high-performance, low-power avr ? 8-bit microcontroller ? advanced risc architecture ? 130 powerful instructions ? most single clock cycle execution ? 32 x 8 general purpose working registers ? fully static operation ? up to 16 mips throughput at 16 mhz ? on-chip 2-cycle multiplier ? nonvolatile program and data memories ? 8k bytes of in-system self-programmable flash endurance: 10,000 write/erase cycles ? optional boot code section with independent lock bits in-system programming by on-chip boot program true read-while-w rite operation ? 512 bytes eeprom endurance: 100,000 write/erase cycles ? 512 bytes internal sram ? programming lock for software security ? peripheral features ? two 8-bit timer/counters with se parate prescalers and compare modes ? one 16-bit timer/counter with separate prescaler, compare mode, and capture mode ? real time counter with separate oscillator ? four pwm channels ? 8-channel, 10-bit adc 8 single-ended channels 7 differential channels for tqfp package only 2 differential channels with programmabl e gain at 1x, 10x, or 200x for tqfp package only ? byte-oriented two-wi re serial interface ? programmable serial usart ? master/slave spi serial interface ? programmable watchdog timer with separate on-chip oscillator ? on-chip analog comparator ? special microcontroller features ? power-on reset and programmable brown-out detection ? internal calibrated rc oscillator ? external and internal interrupt sources ? six sleep modes: idle, adc noise reduction, power-save, power-down, standby and extended standby ? i/o and packages ? 32 programmable i/o lines ? 40-pin pdip, 44-lead tqfp, 44 -lead plcc, and 44-pad qfn/mlf ? operating voltages ? 2.7 - 5.5v for atmega8535l ? 4.5 - 5.5v for atmega8535 ? speed grades ? 0 - 8 mhz for atmega8535l ? 0 - 16 mhz for atmega8535 8-bit microcontroller with 8k bytes in-system programmable flash atmega8535 atmega8535l summary 2502ks?avr?10/06 note: this is a summary do cument. a complete document is available on our web site at www.atmel.com.
2 atmega8535(l) 2502ks?avr?10/06 pin configurations figure 1. pinout atmega8535 disclaimer typical values contained in this data sheet are based on simulations and characteriza- tion of other avr microcontrollers manufactured on the same process technology. min and max values will be available afte r the device is characterized. (xck/t0) pb0 (t1) pb1 (int2/ain0) pb2 (oc0/ain1) pb3 (ss) pb4 (mosi) pb5 (miso) pb6 (sck) pb7 reset vcc gnd xtal2 xtal1 (rxd) pd0 (txd) pd1 (int0) pd2 (int1) pd3 (oc1b) pd4 (oc1a) pd5 (icp1) pd6 pa0 (adc0) pa1 (adc1) pa2 (adc2) pa3 (adc3) pa4 (adc4) pa5 (adc5) pa6 (adc6) pa7 (adc7) aref gnd avcc pc7 (tosc2) pc6 (tosc1) pc5 pc4 pc3 pc2 pc1 (sda) pc0 (scl) pd7 (oc2) 1 2 3 4 5 6 7 8 9 10 11 33 32 31 30 29 28 27 26 25 24 23 (mosi) pb5 (miso) pb6 (sck) pb7 reset vcc gnd xtal2 xtal1 (rxd) pd0 (txd) pd1 (int0) pd2 pa4 (adc4) pa5 (adc5) pa6 (adc6) pa7 (adc7) aref gnd avcc pc7 (tosc2) pc6 (tosc1) pc5 pc4 44 43 42 41 40 39 38 37 36 35 34 12 13 14 15 16 17 18 19 20 21 22 (int1) pd3 (oc1b) pd4 (oc1a) pd5 (icp1) pd6 (oc2) pd7 vcc gnd (scl) pc0 (sda) pc1 pc2 pc3 pb4 (ss) pb3 (ain1/oc0) pb2 (ain0/int2) pb1 (t1) pb0 (xck/t0) gnd vcc pa0 (adc0) pa1 (adc1) pa2 (adc2) pa3 (adc3) 7 8 9 10 11 12 13 14 15 16 17 39 38 37 36 35 34 33 32 31 30 29 (mosi) pb5 (miso) pb6 (sck) pb7 reset vcc gnd xtal2 xtal1 (rxd) pd0 (txd) pd1 (int0) pd2 pa4 (adc4) pa5 (adc5) pa6 (adc6) pa7 (adc7) aref gnd avcc pc7 (tosc2) pc6 (tosc1) pc5 pc4 6 5 4 3 2 1 44 43 42 41 40 18 19 20 21 22 23 24 25 26 27 28 (int1) pd3 (oc1b) pd4 (oc1a) pd5 (icp1) pd6 (oc2) pd7 vcc gnd (scl) pc0 (sda) pc1 pc2 pc3 pb4 (ss) pb3 (ain1/oc0) pb2 (ain0/int2) pb1 (t1) pb0 (xck/t0) gnd vcc pa0 (adc0) pa1 (adc1) pa2 (adc2) pa3 (adc3) plcc note: mlf bottom pad should be soldered to ground.
3 atmega8535(l) 2502ks?avr?10/06 overview the atmega8535 is a low-power cmos 8-bit microcontroller based on the avr enhanced risc architecture. by executing instructions in a single clock cycle, the atmega8535 achieves throughputs approaching 1 mips per mhz allowing the system designer to optimize power consum ption versus processing speed. block diagram figure 2. block diagram internal oscillator oscillator watchdog timer mcu ctrl. & timing oscillator timers/ counters interrupt unit stack pointer eeprom sram status register usart program counter program flash instruction register instruction decoder programming logic spi adc interface comp. interface porta drivers/buffers porta digital interface general purpose registers x y z alu + - portc drivers/buffers portc digital interface portb digital interface portb drivers/buffers portd digital interface portd drivers/buffers xtal1 xtal2 reset control lines v cc gnd mux & adc aref pa0 - pa7 pc0 - pc7 pd0 - pd7 pb0 - pb7 avr cpu twi avcc internal calibrated oscillator
4 atmega8535(l) 2502ks?avr?10/06 the avr core combines a rich instruction se t with 32 general purpose working registers. all 32 registers are directly connected to the arithmetic logic unit (alu), allowing two independent registers to be accessed in one si ngle instruction executed in one clock cycle. the resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional cisc microcontrollers. the atmega8535 provides the following features: 8k bytes of in-system programmable flash with read-while-wri te capabilities, 512 byte s eeprom, 512 bytes sram, 32 general purpose i/o lines, 32 general purpose working registers, three flexible timer/counters with compare modes, internal and external interrupts, a serial program- mable usart, a byte oriented two-wire seri al interface, an 8-channel, 10-bit adc with optional differential input stage with programmable gain in tqfp package, a program- mable watchdog timer with internal oscilla tor, an spi serial port, and six software selectable power saving modes. the idle mode stops the cpu while allowing the sram, timer/counters, spi port, and interrupt system to continue functioning. the power-down mode saves the register contents but freezes the oscill ator, disabling all other chip functions until the next interrupt or hardware reset. in power-save mode, the asynchronous timer continues to run, allowi ng the user to maintain a timer base while the rest of the device is sleeping. the adc noise reduction mode stops the cpu and all i/o modules except asynchronous timer and adc, to minimize switching noise during adc conversions. in standby mode, the crysta l/resonator oscillator is running while the rest of the device is sleeping. this allows very fast start-up co mbined with low-power consumption. in extended standby mode, both the main oscillator and the asynchro- nous timer continue to run. the device is manufactured using atmel?s hi gh density nonvolatile memory technology. the on-chip isp flash allows the program memory to be reprogrammed in-system through an spi serial interface, by a conventional nonvolatile memory programmer, or by an on-chip boot program running on the avr core. the boot program can use any interface to download the application program in the application flash memory. soft- ware in the boot flas h section will continue to run while the application flash section is updated, providing true read-while-write operation. by combining an 8-bit risc cpu with in-system self-programmable flash on a monolithic chip, the atmel atmega8535 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications. the atmega8535 avr is supported with a full suite of program and system develop- ment tools including: c compilers, macro assemblers, program debugger/simulators, in- circuit emulators, and evaluation kits. at90s8535 compatibility the atmega8535 provides all the features of the at90s8535. in addition, several new features are added. the atmega8535 is backward compatible with at90s8535 in most cases. however, some incompatibilities between the two microcontrollers exist. to solve this problem, an at 90s8535 compatibility mode can be select ed by programming the s8535c fuse. atmega8535 is pin compatible with at90s8535, and can replace the at90s8535 on current printed circuit boards. however, the location of fuse bits and the electrical characteristics differs between the two devices. at90s8535 compatibility mode programming the s8535c fuse will ch ange the following functionality: ? the timed sequence for changing the watchdog time-out period is disabled. see ?timed sequences for changing the configuration of the watchdog timer? on page 45 for details. ? the double buffering of the usart receive register is disabled. see ?avr usart vs. avr uart ? compatibility? on page 146 for details.
5 atmega8535(l) 2502ks?avr?10/06 pin descriptions v cc digital supply voltage. gnd ground. port a (pa7..pa0) port a serves as the analog inputs to the a/d converter. port a also serves as an 8-bit bi-directional i/o port, if the a/d converter is not used. port pins can provide internal pull-up resistors (selected for each bit). the port a output buffers have symmetrical drive characteristics with both high sink and source capability. when pins pa0 to pa7 are used as inputs a nd are externally pulled low, they will source current if the internal pull-up resistors are activated. the port a pins are tri-stated when a reset condition becomes active, even if the clock is not running. port b (pb7..pb0) port b is an 8-bit bi-directional i/o port with internal pull-up resistors (selected for each bit). the port b output buffers have symmetrical drive characteristics with both high sink and source capability. as inputs, port b pi ns that are externally pulled low will source current if the pull-up resistors are activated. the port b pins are tri-stated when a reset condition becomes active, even if the clock is not running. port b also serves the functions of various special features of the atmega8535 as listed on page 60. port c (pc7..pc0) port c is an 8-bit bi-directional i/o port with internal pull-up resistors (selected for each bit). the port c output buffers have symmetrical drive characteristics with both high sink and source capability. as inputs, port c pi ns that are externally pulled low will source current if the pull-up resistors are activated. the port c pins are tri-stated when a reset condition becomes active, even if the clock is not running. port d (pd7..pd0) port d is an 8-bit bi-directional i/o port with internal pull-up resistors (selected for each bit). the port d output buffers have symmetrical drive characteristics with both high sink and source capability. as inputs, port d pi ns that are externally pulled low will source current if the pull-up resistors are activated. the port d pins are tri-stated when a reset condition becomes active, even if the clock is not running. port d also serves the functions of various special features of the atmega8535 as listed on page 64. reset reset input. a low level on this pin for longer than the minimu m pulse length will gener- ate a reset, even if the clock is not running. the minimum pulse length is given in table 15 on page 37. shorter pulses are not guaranteed to generate a reset. xtal1 input to the inverting oscillato r amplifier and input to the in ternal clock operating circuit. xtal2 output from the invert ing oscillator amplifier. avcc avcc is the supply voltage pin for port a and the a/d converter. it should be externally connected to v cc , even if the adc is not used. if the adc is used, it should be con- nected to v cc through a low-pass filter. aref aref is the analog reference pin for the a/d converter.
6 atmega8535(l) 2502ks?avr?10/06 resources a comprehensive set of development tools, application notes and datasheets are avail- able for download on http://www.atmel.com/avr.
7 atmega8535(l) 2502ks?avr?10/06 about code examples this documentation contains simple code examples that briefly show how to use various parts of the device. these code examples assume that the part specific header file is included before compilation. be aware that not all c compiler vendors include bit defini- tions in the header files and interrupt handling in c is compiler dependent. please confirm with the c compiler documentation for more details.
8 atmega8535(l) 2502ks?avr?10/06 . register summary address name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 page 0x3f (0x5f) sreg i t h s v n z c 10 0x3e (0x5e) sph ? ? ? ? ? ?sp9sp8 12 0x3d (0x5d) spl sp7 sp6 sp5 sp4 sp3 sp2 sp1 sp0 12 0x3c (0x5c) ocr0 timer/counter0 output compare register 85 0x3b (0x5b) gicr int1 int0 int2 ? ? ? ivsel ivce 49, 69 0x3a (0x5a) gifr intf1 intf0 intf2 ? ? ? ? ?70 0x39 (0x59) timsk ocie2 toie2 ticie1 ocie1a ocie1b toie1 ocie0 toie0 85, 115, 133 0x38 (0x58) tifr ocf2 tov2 icf1 ocf1 a ocf1b tov1 ocf0 tov0 86, 116, 134 0x37 (0x57) spmcr spmie rwwsb ? rwwsre blbset pgwrt pgers spmen 228 0x36 (0x56) twcr twint twea twsta twsto twwc twen ?twie 181 0x35 (0x55) mcucr sm2 se sm1 sm0 isc11 isc10 isc01 isc00 32, 68 0x34 (0x54) mcucsr ?isc2 ? ? wdrf borf extrf porf 40, 69 0x33 (0x53) tccr0 foc0 wgm00 com01 com00 wgm01 cs02 cs01 cs00 83 0x32 (0x52) tcnt0 timer/counter0 (8 bits) 85 0x31 (0x51) osccal oscillator calibration register 30 0x30 (0x50) sfior adts2 adts1 adts0 ? acme pud psr2 psr10 59,88,135,203,223 0x2f (0x4f) tccr1a com1a1 com1a0 com1b1 com1b0 foc1a foc1b wgm11 wgm10 110 0x2e (0x4e) tccr1b icnc1 ices1 ? wgm13 wgm12 cs12 cs11 cs10 113 0x2d (0x4d) tcnt1h timer/counter1 ? counter register high byte 114 0x2c (0x4c) tcnt1l timer/counter1 ? counter register low byte 114 0x2b (0x4b) ocr1ah timer/counter1 ? output compare register a high byte 114 0x2a (0x4a) ocr1al timer/counter1 ? output compare register a low byte 114 0x29 (0x49) ocr1bh timer/counter1 ? output compare register b high byte 114 0x28 (0x48) ocr1bl timer/counter1 ? output compare register b low byte 114 0x27 (0x47) icr1h timer/counter1 ? input capture register high byte 114 0x26 (0x46) icr1l timer/counter1 ? input capture register low byte 114 0x25 (0x45) tccr2 foc2 wgm20 com21 com20 wgm21 cs22 cs21 cs20 128 0x24 (0x44) tcnt2 timer/counter2 (8 bits) 130 0x23 (0x43) ocr2 timer/counter2 output compare register 131 0x22 (0x42) assr ? ? ? ? as2 tcn2ub ocr2ub tcr2ub 131 0x21 (0x41) wdtcr ? ? ? wdce wde wdp2 wdp1 wdp0 42 0x20 (1) (0x40) (1) ubrrh ursel ? ? ? ubrr[11:8] 169 ucsrc ursel umsel upm1 upm0 usbs ucsz1 ucsz0 ucpol 167 0x1f (0x3f) eearh ? ? ? ? ? ? ? eear8 19 0x1e (0x3e) eearl eeprom address register low byte 19 0x1d (0x3d) eedr eeprom data register 19 0x1c (0x3c) eecr ? ? ? ? eerie eemwe eewe eere 19 0x1b (0x3b) porta porta7 porta6 porta5 porta4 porta3 porta2 porta1 porta0 66 0x1a (0x3a) ddra dda7 dda6 dda 5 dda4 dda3 dda2 dda1 dda0 66 0x19 (0x39) pina pina7 pina6 pina 5 pina4 pina3 pina2 pina1 pina0 66 0x18 (0x38) portb portb7 portb6 portb 5 portb4 portb3 portb2 portb1 portb0 66 0x17 (0x37) ddrb ddb7 ddb6 ddb 5 ddb4 ddb3 ddb2 ddb1 ddb0 66 0x16 (0x36) pinb pinb7 pinb6 pinb 5 pinb4 pinb3 pinb2 pinb1 pinb0 67 0x15 (0x35) portc portc7 portc6 portc 5 portc4 portc3 portc2 portc1 portc0 67 0x14 (0x34) ddrc ddc7 ddc6 ddc5 ddc4 ddc3 ddc2 ddc1 ddc0 67 0x13 (0x33) pinc pinc7 pinc6 pinc5 pinc4 pinc3 pinc2 pinc1 pinc0 67 0x12 (0x32) portd portd7 portd6 portd 5 portd4 portd3 portd2 portd1 portd0 67 0x11 (0x31) ddrd ddd7 ddd6 ddd5 ddd4 ddd3 ddd2 ddd1 ddd0 67 0x10 (0x30) pind pind7 pind6 pind5 pind4 pind3 pind2 pind1 pind0 67 0x0f (0x2f) spdr spi data register 143 0x0e (0x2e) spsr spif wcol ? ? ? ? ? spi2x 143 0x0d (0x2d) spcr spie spe dord mstr cpol cpha spr1 spr0 141 0x0c (0x2c) udr usart i/o data register 164 0x0b (0x2b) ucsra rxc txc udre fe dor pe u2x mpcm 165 0x0a (0x2a) ucsrb rxcie txcie udrie rxen txen ucsz2 rxb8 txb8 166 0x09 (0x29) ubrrl usart baud rate register low byte 169 0x08 (0x28) acsr acd acbg aco aci acie acic acis1 acis0 203 0x07 (0x27) admux refs1 refs0 adlar mux4 mux3 mux2 mux1 mux0 219 0x06 (0x26) adcsra aden adsc adate adif adie adps2 adps1 adps0 221 0x05 (0x25) adch adc data register high byte 222 0x04 (0x24) adcl adc data register low byte 222 0x03 (0x23) twdr two-wire serial interface data register 183 0x02 (0x22) twar twa6 twa5 twa4 twa3 twa2 twa1 twa0 twgce 183 0x01 (0x21) twsr tws7 tws6 tws5 tws4 tws3 ? twps1 twps0 183
9 atmega8535(l) 2502ks?avr?10/06 notes: 1. refer to the usart description for details on how to access ubrrh and ucsrc. 2. for compatibility with future devices, reserved bits should be written to zero if accessed. reserved i/o memory addresses should never be written. 3. some of the status flags are cleared by writing a logical one to them. note that the cbi and sbi instructions will operate on all bits in the i/o register, writing a one back into any flag read as set, thus clearing the flag. the cbi and sbi instruction s work with registers 0x00 to 0x1f only. 0x00 (0x20) twbr two-wire serial interface bit rate register 181 register summary (continued) address name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 page
10 atmega8535(l) 2502ks?avr?10/06 instruction set summary mnemonics operands description operation flags #clocks arithmetic and logic instructions add rd, rr add two registers rd rd + rr z,c,n,v,h 1 adc rd, rr add with carry two registers rd rd + rr + c z,c,n,v,h 1 adiw rdl,k add immediate to word rdh:rdl rdh:rdl + k z,c,n,v,s 2 sub rd, rr subtract two registers rd rd - rr z,c,n,v,h 1 subi rd, k subtract constant from register rd rd - k z,c,n,v,h 1 sbc rd, rr subtract with carry two registers rd rd - rr - c z,c,n,v,h 1 sbci rd, k subtract with carry constant from reg. rd rd - k - c z,c,n,v,h 1 sbiw rdl,k subtract immediate from word rdh:rdl rdh:rdl - k z,c,n,v,s 2 and rd, rr logical and registers rd rd ? rr z,n,v 1 andi rd, k logical and register and constant rd rd ? k z,n,v 1 or rd, rr logical or registers rd rd v rr z,n,v 1 ori rd, k logical or register and constant rd rd v k z,n,v 1 eor rd, rr exclusive or registers rd rd rr z,n,v 1 com rd one?s complement rd 0xff ? rd z,c,n,v 1 neg rd two?s complement rd 0x00 ? rd z,c,n,v,h 1 sbr rd,k set bit(s) in register rd rd v k z,n,v 1 cbr rd,k clear bit(s) in register rd rd ? (0xff - k) z,n,v 1 inc rd increment rd rd + 1 z,n,v 1 dec rd decrement rd rd ? 1 z,n,v 1 tst rd test for zero or minus rd rd ? rd z,n,v 1 clr rd clear register rd rd rd z,n,v 1 ser rd set register rd 0xff none 1 mul rd, rr multiply unsigned r1:r0 rd x rr z,c 2 muls rd, rr multiply signed r1:r0 rd x rr z,c 2 mulsu rd, rr multiply signed with unsigned r1:r0 rd x rr z,c 2 fmul rd, rr fractional multiply unsigned r1:r0 (rd x rr) << 1 z,c 2 fmuls rd, rr fractional multiply signed r1:r0 (rd x rr) << 1 z,c 2 fmulsu rd, rr fractional multiply signed with unsigned r1:r0 (rd x rr) << 1 z,c 2 branch instructions rjmp k relative jump pc pc + k + 1 none 2 ijmp indirect jump to (z) pc z none 2 rcall k relative subroutine call pc pc + k + 1 none 3 icall indirect call to (z) pc znone3 ret subroutine return pc stack none 4 reti interrupt return pc stack i 4 cpse rd,rr compare, skip if equal if (rd = rr) pc pc + 2 or 3 none 1 / 2 / 3 cp rd,rr compare rd ? rr z, n,v,c,h 1 cpc rd,rr compare with carry rd ? rr ? c z, n,v,c,h 1 cpi rd,k compare register with immediate rd ? k z, n,v,c,h 1 sbrc rr, b skip if bit in register cleared if (rr(b)=0) pc pc + 2 or 3 none 1 / 2 / 3 sbrs rr, b skip if bit in register is set if (rr(b)=1) pc pc + 2 or 3 none 1 / 2 / 3 sbic p, b skip if bit in i/o register cleared if (p(b)=0) pc pc + 2 or 3 none 1 / 2 / 3 sbis p, b skip if bit in i/o register is set if (p(b)=1) pc pc + 2 or 3 none 1 / 2 / 3 brbs s, k branch if status flag set if (sreg(s) = 1) then pc pc+k + 1 none 1 / 2 brbc s, k branch if status flag cleared if (sreg(s) = 0) then pc pc+k + 1 none 1 / 2 breq k branch if equal if (z = 1) then pc pc + k + 1 none 1 / 2 brne k branch if not equal if (z = 0) then pc pc + k + 1 none 1 / 2 brcs k branch if carry set if (c = 1) then pc pc + k + 1 none 1 / 2 brcc k branch if carry cleared if (c = 0) then pc pc + k + 1 none 1 / 2 brsh k branch if same or higher if (c = 0) then pc pc + k + 1 none 1 / 2 brlo k branch if lower if (c = 1) then pc pc + k + 1 none 1 / 2 brmi k branch if minus if (n = 1) then pc pc + k + 1 none 1 / 2 brpl k branch if plus if (n = 0) then pc pc + k + 1 none 1 / 2 brge k branch if greater or equal, signed if (n v= 0) then pc pc + k + 1 none 1 / 2 brlt k branch if less than zero, signed if (n v= 1) then pc pc + k + 1 none 1 / 2 brhs k branch if half carry flag set if (h = 1) then pc pc + k + 1 none 1 / 2 brhc k branch if half carry flag cleared if (h = 0) then pc pc + k + 1 none 1 / 2 brts k branch if t flag set if (t = 1) then pc pc + k + 1 none 1 / 2 brtc k branch if t flag cleared if (t = 0) then pc pc + k + 1 none 1 / 2 brvs k branch if overflow flag is set if (v = 1) then pc pc + k + 1 none 1 / 2 brvc k branch if overflow flag is cleared if (v = 0) then pc pc + k + 1 none 1 / 2 brie k branch if interrupt enabled if ( i = 1) then pc pc + k + 1 none 1 / 2 brid k branch if interrupt disabled if ( i = 0) then pc pc + k + 1 none 1 / 2 data transfer instructions
11 atmega8535(l) 2502ks?avr?10/06 mov rd, rr move between registers rd rr none 1 movw rd, rr copy register word rd+1:rd rr+1:rr none 1 ldi rd, k load immediate rd knone1 ld rd, x load indirect rd (x) none 2 ld rd, x+ load indirect and post-inc. rd (x), x x + 1 none 2 ld rd, - x load indirect and pre-dec. x x - 1, rd (x) none 2 ld rd, y load indirect rd (y) none 2 ld rd, y+ load indirect and post-inc. rd (y), y y + 1 none 2 ld rd, - y load indirect and pre-dec. y y - 1, rd (y) none 2 ldd rd,y+q load indirect with displacement rd (y + q) none 2 ld rd, z load indirect rd (z) none 2 ld rd, z+ load indirect and post-inc. rd (z), z z+1 none 2 ld rd, -z load indirect and pre-dec. z z - 1, rd (z) none 2 ldd rd, z+q load indirect with displacement rd (z + q) none 2 lds rd, k load direct from sram rd (k) none 2 st x, rr store indirect (x) rr none 2 st x+, rr store indirect and post-inc. (x) rr, x x + 1 none 2 st - x, rr store indirect and pre-dec. x x - 1, (x) rr none 2 st y, rr store indirect (y) rr none 2 st y+, rr store indirect and post-inc. (y) rr, y y + 1 none 2 st - y, rr store indirect and pre-dec. y y - 1, (y) rr none 2 std y+q,rr store indirect with displacement (y + q) rr none 2 st z, rr store indirect (z) rr none 2 st z+, rr store indirect and post-inc. (z) rr, z z + 1 none 2 st -z, rr store indirect and pre-dec. z z - 1, (z) rr none 2 std z+q,rr store indirect with displacement (z + q) rr none 2 sts k, rr store direct to sram (k) rr none 2 lpm load program memory r0 (z) none 3 lpm rd, z load program memory rd (z) none 3 lpm rd, z+ load program memory and post-inc rd (z), z z+1 none 3 spm store program memory (z) r1:r0 none - in rd, p in port rd pnone1 out p, rr out port p rr none 1 push rr push register on stack stack rr none 2 pop rd pop register from stack rd stack none 2 bit and bit-test instructions sbi p,b set bit in i/o register i/o(p,b) 1none2 cbi p,b clear bit in i/o register i/o(p,b) 0none2 lsl rd logical shift left rd(n+1) rd(n), rd(0) 0 z,c,n,v 1 lsr rd logical shift right rd(n) rd(n+1), rd(7) 0 z,c,n,v 1 rol rd rotate left through carry rd(0) c,rd(n+1) rd(n),c rd(7) z,c,n,v 1 ror rd rotate right through carry rd(7) c,rd(n) rd(n+1),c rd(0) z,c,n,v 1 asr rd arithmetic shift right rd(n) rd(n+1), n=0..6 z,c,n,v 1 swap rd swap nibbles rd(3..0) rd(7..4),rd(7..4) rd(3..0) none 1 bset s flag set sreg(s) 1 sreg(s) 1 bclr s flag clear sreg(s) 0 sreg(s) 1 bst rr, b bit store from register to t t rr(b) t 1 bld rd, b bit load from t to register rd(b) tnone1 sec set carry c 1c1 clc clear carry c 0 c 1 sen set negative flag n 1n1 cln clear negative flag n 0 n 1 sez set zero flag z 1z1 clz clear ze ro flag z 0 z 1 sei global interrupt enable i 1i1 cli global interrupt disable i 0 i 1 ses set signed test flag s 1s1 cls clear signed test flag s 0 s 1 sev set twos complement overflow. v 1v1 clv clear twos complement overflow v 0 v 1 set set t in sreg t 1t1 clt clear t in sreg t 0 t 1 seh set half carry flag in sreg h 1h1 clh clear half carry flag in sreg h 0 h 1 mcu control instructions nop no operation none 1 mnemonics operands description operation flags #clocks
12 atmega8535(l) 2502ks?avr?10/06 sleep sleep (see specific descr. for sleep function) none 1 wdr watchdog reset (see specific descr. for wdr/timer) none 1 break break for on-chip debug only none n/a mnemonics operands description operation flags #clocks
13 atmega8535(l) 2502ks?avr?10/06 ordering information note: 1. this device can also be supplied in wafer form. please contact your local atmel sales office for detailed ordering infor mation and minimum quantities.. 2. pb-free packaging alternative, complies to the european dire ctive for restriction of hazardous substances (rohs direc- tive).also halide free and fully green. speed (mhz) power supply ordering code package (1) operation range 8 2.7 - 5.5v atmega8535l-8ac atmega8535l-8pc atmega8535l-8jc atmega8535l-8mc 44a 40p6 44j 44m1 commercial ( 0 c to 70 c) atmega8535l-8ai atmega8535l-8pi atmega8535l-8ji atmega8535l-8mi atmega8535l-8au (2) atmega8535l-8pu (2) atmega8535l-8ju (2) atmega8535l-8mu (2) 44a 40p6 44j 44m1 44a 40p6 44j 44m1 industrial (-4 0 c to 85 c) 16 4.5 - 5.5v atmega8535-16ac atmega8535-16pc ATMEGA8535-16JC atmega8535-16mc 44a 40p6 44j 44m1 commercial ( 0 c to 70 c) atmega8535-16ai atmega8535-16pi atmega8535-16ji atmega8535-16mi atmega8535-16au (2) atmega8535-16pu (2) atmega8535-16ju (2) atmega8535-16mu (2) 44a 40p6 44j 44m1 44a 40p6 44j 44m1 industrial (-4 0 c to 85 c) package type 44a 44-lead, thin (1.0 mm) plastic gull wing quad flat package (tqfp) 40p6 40-pin, 0.600? wide, plastic dual inline package (pdip) 44j 44-lead, plastic j-leaded chip carrier (plcc) 44m1-a 44-pad, 7 x 7 x 1.0 mm body, lead pitch 0.50 mm, quad flat no-lead/micro lead frame package (qfn/mlf)
14 atmega8535(l) 2502ks?avr?10/06 packaging information 44a 2325 orchard parkway san jose, ca 95131 title drawing no. r rev. 44a, 44-lead, 10 x 10 mm body size, 1.0 mm body thickness, 0.8 mm lead pitch, thin profile plastic quad flat package (tqfp) b 44a 10/5/2001 pin 1 identifier 0?~7? pin 1 l c a1 a2 a d1 d e e1 e b common dimensions (unit of measure = mm) symbol min nom max note notes: 1. this package conforms to jedec reference ms-026, variation acb. 2. dimensions d1 and e1 do not include mold protrusion. allowable protrusion is 0.25 mm per side. dimensions d1 and e1 are maximum plastic body size dimensions including mold mismatch. 3. lead coplanarity is 0.10 mm maximum. a ? ? 1.20 a1 0.05 ? 0.15 a2 0.95 1.00 1.05 d 11.75 12.00 12.25 d1 9.90 10.00 10.10 note 2 e 11.75 12.00 12.25 e1 9.90 10.00 10.10 note 2 b 0.30 ? 0.45 c 0.09 ? 0.20 l 0.45 ? 0.75 e 0.80 typ
15 atmega8535(l) 2502ks?avr?10/06 40p6 2325 orchard parkway san jose, ca 95131 title drawing no. r rev. 40p6 , 40-lead (0.600"/15.24 mm wide) plastic dual inline package (pdip) b 40p6 09/28/01 pin 1 e1 a1 b ref e b1 c l seating plane a 0o ~ 15o d e eb common dimensions (unit of measure = mm) symbol min nom max note a ? ? 4.826 a1 0.381 ? ? d 52.070 ? 52.578 note 2 e 15.240 ? 15.875 e1 13.462 ? 13.970 note 2 b 0.356 ? 0.559 b1 1.041 ? 1.651 l 3.048 ? 3.556 c 0.203 ? 0.381 eb 15.494 ? 17.526 e 2.540 typ notes: 1. this package conforms to jedec reference ms-011, variation ac. 2. dimensions d and e1 do not include mold flash or protrusion. mold flash or protrusion shall not exceed 0.25 mm (0.010").
16 atmega8535(l) 2502ks?avr?10/06 44j notes: 1. this package conforms to jedec reference ms-018, variation ac. 2. dimensions d1 and e1 do not include mold protrusion. allowable protrusion is .010"(0.254 mm) per side. dimension d1 and e1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line. 3. lead coplanarity is 0.004" (0.102 mm) maximum. a 4.191 ? 4.572 a1 2.286 ? 3.048 a2 0.508 ? ? d 17.399 ? 17.653 d1 16.510 ? 16.662 note 2 e 17.399 ? 17.653 e1 16.510 ? 16.662 note 2 d2/e2 14.986 ? 16.002 b 0.660 ? 0.813 b1 0.330 ? 0.533 e 1.270 typ common dimensions (unit of measure = mm) symbol min nom max note 1.14(0.045) x 45? pin no. 1 identifier 1.14(0.045) x 45? 0.51(0.020)max 0.318(0.0125) 0.191(0.0075) a2 45? max (3x) a a1 b1 d2/e2 b e e1 e d1 d 44j , 44-lead, plastic j-leaded chip carrier (plcc) b 44j 10/04/01 2325 orchard parkway san jose, ca 95131 title drawing no. r rev.
17 atmega8535(l) 2502ks?avr?10/06 44m1-a 2 3 25 orch a rd p a rkw a y s a n jo s e, ca 951 3 1 title drawing no. r rev. 44m1 , 44-p a d, 7 x 7 x 1.0 mm body, le a d pitch 0.50 mm, g 44m1 5/27/06 common dimen s ion s (unit of me asu re = mm) s ymbol min nom max note a 0. 8 0 0.90 1.00 a1 ? 0.02 0.05 a 3 0.25 ref b 0.1 8 0.2 3 0. 3 0 d d2 5.00 5.20 5.40 6.90 7.00 7.10 6.90 7.00 7.10 e e2 5.00 5.20 5.40 e 0.50 bsc l 0.59 0.64 0.69 k 0.20 0.26 0.41 note: jedec st a nd a rd mo-220, fig. 1 (saw sing u l a tion) vkkd- 3 . top view s ide view bottom view d e m a rked pin# 1 id e2 d2 b e pin #1 corner l a1 a 3 a seating plane pin #1 tr i a ngle pin #1 ch a mfer (c 0. 3 0) option a option b pin #1 notch (0.20 r) option c k k 1 2 3 5.20 mm expo s ed p a d, micro le a d fr a me p a ck a ge (mlf)
18 atmega8535(l) 2502ks?avr?10/06 errata the revision letter refer to the device revision. atmega8535 rev. a and b ? first analog comparator conversion may be delayed ? asynchronous oscillator does not stop in power-down 1. first analog comparator conversion may be delayed if the device is powered by a slow rising v cc , the first analog comparator conver- sion will take longer than ex pected on some devices. problem fix/workaround when the device has been powered or reset, disable then enable the analog com- parator before the first conversion. 2. asynchronous oscillator does not stop in power-down the asynchronous oscillator does not stop when entering power-down mode. this leads to higher power consumption than expected. problem fix/workaround manually disable the asynchronous timer before entering power-down.
19 atmega8535(l) 2502ks?avr?10/06 datasheet revision history please note that the referring page numbers in this section are referring to this docu- ment. the referring revision in this section are referring to the document revision. changes from rev. 2502j- 08/06 to rev. 2502k- 10/06 1. updated top/bottom description for all timer/counters fast pwm mode. 2. updated ?errata? on page 18. changes from rev. 2502i- 06/06 to rev. 2502j- 08/06 1. updated ?ordering information? on page 13. changes from rev. 2502h- 04/06 to rev. 2502i- 06/06 1. updated code example ?usart initialization? on page 150. changes from rev. 2502g- 04/05 to rev. 2502h- 04/06 1. added ?resources? on page 6. 2. updated table 7 on page 29, table 17 on page 42 and table 111 on page 258. 3. updated ?serial peripheral interface ? spi? on page 136. 4. updated note in ?bit rate generator unit? on page 180. changes from rev. 2502f- 06/04 to rev. 2502g- 04/05 1. removed ?preliminary? and tbd?s. 2. updated table 37 on page 69 and table 113 on page 261. 3. updated ?electrical characteristics? on page 255. 4. updated ?ordering information? on page 13. changes from rev. 2502e-12/03 to rev. 2502g-06/04 1. mlf-package alternative changed to ?quad flat no-lead/micro lead frame package qfn/mlf?. changes from rev. 2502e-12/03 to rev. 2502f-06/04 1. updated ?reset characteristics? on page 37. 2. updated sph in ?stack pointer? on page 12. 3. updated c code in ?usart initialization? on page 150. 4. updated ?errata? on page 18. changes from rev. 2502d-09/03 to rev. 2502e-12/03 1. updated ?calibrated internal rc oscillator? on page 29. 2. added section ?errata? on page 18.
20 atmega8535(l) 2502ks?avr?10/06 changes from rev. 2502c-04/03 to rev. 2502d-09/03 1. removed ?advance information? and some tbd?s from the datasheet. 2. added note to ?pinout atmega8535? on page 2. 3. updated ?reset characteristics? on page 37. 4. updated ?absolute maximum ratings? and ?dc characteristics? in ?electrical characteristics? on page 255. 5. updated table 111 on page 258. 6. updated ?adc characteristics? on page 263. 7. updated ?atmega8535 typical characteristics? on page 266. 8. removed call and jmp instructions from code examples and ?instruction set summary? on page 10. changes from rev. 2502b-09/02 to rev. 2502c-04/03 1. updated ?packaging information? on page 14. 2. updated figure 1 on page 2, figure 84 on page 179, figure 85 on page 185, figure 87 on page 191, figure 98 on page 207. 3. added the section ?eeprom write du ring power-down sl eep mode? on page 22. 4. removed the references to the application notes ?multi-purpose oscillator? and ?32 khz crystal oscillator?, which do not exist. 5. updated code examples on page 44. 6. removed adhsm bit. 7. renamed port d pin icp to icp1. see ?alternate functions of port d? on page 64. 8. added information about pwm symmetry for timer 0 on page 79 and timer 2 on page 126. 9. updated table 68 on page 169, table 75 on page 190, table 76 on page 193, table 77 on page 196, table 108 on page 253, table 113 on page 261. 10. updated description on ?bit 5 ? twsta: twi start condition bit? on page 182. 11. updated the description in ?filling the temporary buffer (page loading)? and ?performing a page write? on page 231. 12. removed the section description in ?spi serial programming characteristics? on page 254. 13. updated ?electrical characteristics? on page 255.
21 atmega8535(l) 2502ks?avr?10/06 14. updated ?adc characteristics? on page 263. 14. updated ?register summary? on page 8. 15. various timer 1 corrections. 16. added wd_fuse period in table 108 on page 253. changes from rev. 2502a-06/02 to rev. 2502b-09/02 1. canged the endurance on the flash to 10,000 write/erase cycles.
2502ks?avr?10/06 disclaimer: the information in this document is provided in connection with atmel products. no license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of atmel products. except as set forth in atmel?s terms and condi- tions of sale located on atmel? s web site, atmel assumes no liability whatsoever and disclaims any express, implied or statutor y warranty relating to its products including, but not limited to , the implied warranty of merchantability, fitness for a particu lar purpose, or non-infringement. in no event shall atmel be liable for any direct, indirect, conseque ntial, punitive, special or i nciden- tal damages (including, without limitation, damages for loss of profits, business interruption, or loss of information) arising out of the use or inability to use this document, even if at mel has been advised of the possibility of such damages. atmel makes no representations or warranties with respect to the accuracy or co mpleteness of the contents of this document and reserves the rig ht to make changes to specifications and product descriptions at any time without notice. atmel does not make any commitment to update the information contained her ein. atmel?s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. atmel corporation atmel operations 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 487-2600 regional headquarters europe atmel sarl route des arsenaux 41 case postale 80 ch-1705 fribourg switzerland tel: (41) 26-426-5555 fax: (41) 26-426-5500 asia room 1219 chinachem golden plaza 77 mody road tsimshatsui east kowloon hong kong tel: (852) 2721-9778 fax: (852) 2722-1369 japan 9f, tonetsu shinkawa bldg. 1-24-8 shinkawa chuo-ku, tokyo 104-0033 japan tel: (81) 3-3523-3551 fax: (81) 3-3523-7581 memory 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 436-4314 microcontrollers 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 436-4314 la chantrerie bp 70602 44306 nantes cedex 3, france tel: (33) 2-40-18-18-18 fax: (33) 2-40-18-19-60 asic/assp/smart cards zone industrielle 13106 rousset cedex, france tel: (33) 4-42-53-60-00 fax: (33) 4-42-53-60-01 1150 east cheyenne mtn. blvd. colorado springs, co 80906, usa tel: 1(719) 576-3300 fax: 1(719) 540-1759 scottish enterprise technology park maxwell building east kilbride g75 0qr, scotland tel: (44) 1355-803-000 fax: (44) 1355-242-743 rf/automotive theresienstrasse 2 postfach 3535 74025 heilbronn, germany tel: (49) 71-31-67-0 fax: (49) 71-31-67-2340 1150 east cheyenne mtn. blvd. colorado springs, co 80906, usa tel: 1(719) 576-3300 fax: 1(719) 540-1759 biometrics/imagin g/hi-rel mpu/ high speed converters/rf datacom avenue de rochepleine bp 123 38521 saint-egreve cedex, france tel: (33) 4-76-58-30-00 fax: (33) 4-76-58-34-80 literature requests www.atmel.com/literature ? 2006 atmel corporation . all rights reserved. atmel ? , logo and combinations thereof, everywhere you are ? , avr ? , and others are the trade- marks or registered trademarks of atmel corporation or its subs idiaries. other terms and product names may be trademarks of oth ers.

▲Up To Search▲

Price & Availability of ATMEGA8535-16JC

	To Download ATMEGA8535-16JC Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .